Abstract-In this paper we address the problem of generating an optimal instruction sequence for a Directed Acyclic Graph (DAG), where is optimal in terms of the number of registers used. We call this the Minimum Register Instruction Sequence (MRIS) problem. The motivation for revisiting the MRIS problem stems from several modern architecture innovations/requirements that has put the instruction sequencing problem in a new context.
I. INTRODUCTION
¡ N this paper we revisit the optimal code generation problem [1] , [9] also known as the evaluation-order determination problem [42] : the problem of generating an instruction sequence from a data dependence graph (DDG). In particular, we are interested in generating an instruction sequence ¢ that uses the minimum number of registers. We define the Minimum Register Instruction Sequence (MRIS) problem as:
Problem Statement 1: Given a data dependence graph £ , derive an instruction sequence ¢ for £ that is optimal in the sense that its register requirement is minimum. Our study of the MRIS problem is motivated by the challenges faced by modern processor architectures. For example, a number of modern superscalar processors support out-of-order instruction issue and execution [37] . Out-of-order (o-o-o) instruction issue is facilitated by the runtime scheduling hardware and by the register renaming mechanism in superscalar architectures. An o-o-o processor has more physical (i.e., not logical or architected) registers at its disposal for register renaming at runtime, that are not visible to the compiler. Due to these hardware mechanisms, o-o-o issue processors have the capabilities to uncover the instruction level parallelism obscured by antiand output-dependences (together known as false dependences or name dependences). Hence it is important in these processors to reduce the number of register spills, even at the expense of not exposing instruction level parallelism [36] , [40] . Reducing register spills reduces the number of loads and stores executed, which in turn is important:
¤ from a performance viewpoint in architectures that either have a small cache or a large cache miss penalty; ¤ from a memory bandwidth usage viewpoint; ¤ from an instruction-level parallelism viewpoint as the elimination of some of the spill instructions frees instruction slots to issue other useful instructions;
¤ from a power dissipation viewpoint, as load and store instructions contribute to a significant portion of the power consumed.
Another argument as to why the MRIS problem is relevant, in code generation for threads in fine-grain multi-threaded architectures, it is often important to minimize the number of registers used in a thread in order to reduce the cost of thread context switch [14] .
The MRIS problem is related to, but different from, the conventional instruction scheduling [1] , [16] , [17] , [28] , [41] and the register allocation [1] , [7] , [8] , [10] , [11] , [15] , [28] , [30] , [32] , [39] problems. The main objective of a traditional instruction scheduling method is to minimize the total time (or length) of the schedule. Hence an instruction scheduling method must take into account the execution latencies of each instruction in the DDG. In contrast, the latency of the instructions in the DDG and the availability of functional unit resources are not a part of the MRIS problem formulation. To highlight this difference, throughout this paper, we use the term "instruction schedule" to refer to the former and "instruction sequence" to refer to the latter.
The MRIS problem is closely related to the optimal code generation (OCG) problem [1] , [9] , [34] or the evaluation-order determination problem [42] . For the case in which the dependence graph is a tree, an algorithm that produces an optimal sequence (in terms of code length) exists. For a general DAG, the problem is known to be NP-Complete since 1975 [34] . An important difference between these traditional code generation approaches (OCG and evaluation order determination) and our MRIS problem is that the former emphasize reducing the schedule length while the latter focuses on minimizing the number of registers used.
In this paper, we present a simple and efficient heuristic method to address the MRIS problem. The proposed method is based on the following: ¤ Instruction lineage formation: The concept of an instruction lineage evolves from the notion of an instruction chain [19] which allows the sharing of a register among instructions along a (flow) dependence chain in a DDG. In other words, a lineage is a set of nodes in the DDG that can definitely reuse the same destination register. Instruction lineages model the DDG register requirement more accurately than instruction chains (see Section VI).
¤ Lineage Interference Graph: The notion of a lineage interference graph captures the definite overlap relation between the live ranges of lineages even before the instructions in lineages are scheduled, and its use to facilitate sharing of registers across lineages.
We have implemented our heuristic approach in the SGI MIPSpro compiler suite to evaluate the performance of our approach on the SPEC95 floating point benchmarks. For comparison we also measured the performance of a baseline version of the compiler that performs traditional compiler optimizations, but that does not optimize the instruction sequences with the goal of reducing register pressure. We also compare our approach with an Optimized version of the MIPSpro compiler that performs integrated instruction scheduling and register allocation. As the emphasis of our work is on sequencing the instructions to reduce the register requirements and the number of spill instructions executed, we measure the number of static as well as dynamic loads and stores in each benchmark under different versions of the compiler. We also compare the execution time of the benchmarks. Our experimental results are summarized as follows.
¤ When compared to the baseline version of the MIPSpro compiler, our heuristic approach significantly reduces the number of spill instructions inserted in the (static) code, on an average by 63.14%, and by more than 50% in each of the benchmarks. The heuristic approach also drastically reduces the number of basic blocks that require spills. ¤ Our heuristic method reduces the number of dynamic load and store instructions executed by as much as 20.9% and 11.2%, respectively, and on an average by 10.4% and 3.7%, in comparison to the baseline version of the compiler. ¤ Our heuristic method also marginally improves the execution time, on an average by 3.2%. In one of the applications, the performance improvement is as high as 14.2%. ¤ Lastly, even compared to the optimized version, our heuristic approach performs better in terms of all the above parameters, although the percentage improvement is relatively low. The baseline version of the compiler performs the same optimizations included in the optimized compiler, including the same instruction scheduling and register allocation algorithms. In the optimized compiler, when the local register allocation requires spilling, the local instruction scheduler is called again using a more accurate estimate for the register pressure. This second attempt at instruction scheduling optimization, after the first attempt at register allocation, is disabled in the baseline compiler.
In order to assess the optimality and efficiency of the proposed heuristic we formulate the MRIS problem as an integer linear programming problem and solve it using a commercial integer linear programming solver. This implementation produces the optimal solution for the MRIS problem for DDGs with a small number of nodes. Comparing the optimal solutions with the heuristic ones reveals that our heuristic solution was optimal for a very large majority (99.2%) of the cases. For this experiment, we used a set of 675 (small sized) DDGs representing basic blocks in scientific benchmarks programs.
The rest of the paper is organized as follows. In the following section we motivate the MRIS problem with the help of an example. In Section III, we present our heuristic solution for lineage formation and a sequencing method to construct a nearoptimal minimum register instruction sequence 1 . Section IV deals with the formulation of the MRIS problem as an integer linear programming problem. We report static and dynamic performance measures of our approach in Section V. Related work and conclusions are presented in Sections VI and VII.
II. MOTIVATING EXAMPLE
In this section, we first use an example to motivate the MRIS problem. Later we illustrate our heuristic approach using the same example.
A. Motivating Example
Consider the computation represented by a data dependence graph (DDG) 2 shown in Figure 1 (a). Two possible instruction sequences for this DDG are also shown in the figure along with the live ranges of variables ¥ § ¦ -¥ © (for simplicity, we assume in this example that all the variables are dead at the end of the basic block). For the instruction ordering shown in Figure 1 (b) we have four variables simultaneously live in statements and , therefore four registers are required. However, for the sequencing shown in Figure 1 (c), only three variables are simultaneously live and therefore we may use only three registers. In this particular example, the minimum register requirement is three. Hence the sequence shown in Figure 1 (c) is one of the minimum register sequences.
The MRIS problem can be stated as follows: given a set of instructions and the data dependences among them, build an instruction sequence that requires the minimum number of registers. The input for the MRIS problem is a Data Dependence
We use the term near-optimal to indicate that in our empirical investigation, our heuristic algorithm compared well with known optimal solutions. We make no claims about near-optimality from an approximation theory stand point.
Since our focus in this paper is on generating an instruction sequence that reduces register pressure, we consider only flow dependences in our DDG. Other dependences due to memory (such as store-load dependences), while important from a scheduling viewpoint, do not influence register allocation and hence need not be considered for computing the register requirements. S ! 4 6 p i " g X
Graph (DDG) where the nodes represent instructions and the directed edges, also referred to as flow arcs, represent data dependences. 3 The edges of the DDG impose a partial order among the instructions. In this paper we restrict our attention to acyclic DDGs and hence do not consider any loop-carried dependences.
We say that multiple instructions share a single register if they use the same register as destination for the values that they produce. We need to identify which nodes in the DDG can share the same register in any legal sequence. Although a complete answer to this question is hard to determine, the data dependences in the DDG provide a partial answer. For instance, in the DDG of Figure 2 (a), since there is a data dependence from node y to node , and there are no other nodes that use the value produced by node y , we can definitely say that, in any legal sequence, the register associated with node y can be shared by node . Similarly nodes and can share the same register. Next, can nodes and share the same register? The answer is no, because, in any legal sequence, the values produced by these instructions must be live simultaneously so that the computation in node can take place. Another interesting question is whether nodes y and z can share the same register. The data dependences in the DDG neither require their live ranges to definitely overlap (as in the case of nodes and ) nor imply that they definitely will not overlap (as in the case of nodes y and ). Hence to obtain a minimum register instruction sequence, one must order the nodes in such a way that the live ranges of nodes y and z do not overlap, and hence they can share the same register. In the following subsection, we outline our approach which uses efficient heuristics to { Although we present the MRIS formulation for the DDG of a basic block, our method is also applicable to superblocks [23] .
arrive at a near-optimal solution to the MRIS problem. Figure 2 (a). The formation of the lineage ¦ k y } creates scheduling constraints between the descendants of . These sequencing edges are shown as dotted arcs in Figure 2 (b). In Section III we introduce a simple but efficient heuristic to select heirs. We will also show that the introduction of sequencing edges does not introduce cycles in the DDG.
B. Overview of the Lineage Based Algorithm
It is clear that all the nodes in a lineage share the same register. But can two lineages share the same register? To determine the interference between two lineages, we have to determine whether the live ranges of the lineages overlap in all legal instruction sequences. The live range of an instruction lineage is the concatenation of the live ranges of all the values defined by the instructions in the lineage. If the live ranges of two lineages overlap in all legal sequences, then the lineages cannot share the same register. However if they do not overlap in at least one of the legal sequences, then we may be able to sequence the lineages in such a way that they share a register. Based on the overlap relation we construct a Lineage Interference Graph (LIG). Figure 2 (c) shows the LIG for our example. This lineage interference graph is colored using traditional graph coloring algorithms to compute the number of registers required for the DDG [10] , [11] . We refer to this number as the Heuristic Register Bound (HRB). Once we color the lineage interference graph, we apply a sequencing method that uses this coloring as a guideline to generate an instruction sequence that uses the minimum number of registers. Our heuristic-based algorithm produces a near-optimal solution for the MRIS problem.
The MRIS formulation optimizes an instruction sequence based only on the number of registers used in the sequence. It does not take into consideration the size of the instruction window in a superscalar processor. Therefore an optimal solution to the MRIS problem may result in a sequence that minimizes the register pressure, but leads to a sub-optimal schedule at runtime because instructions that could execute in parallel are not in the same instruction window.
III. HEURISTIC APPROACH TO THE MRIS PROBLEM
In this section, we present our heuristic approach to find a good approximation to a minimum register sequence for an acyclic DDG. First, we formally introduce the concept of lineage and describe our lineage formation algorithm. Next, we establish a condition for lineage overlapping and introduce the lineage interference graph (LIG) in Section III-B. This section also deals with a method to compute the HRB. In Section III-C, we introduce the concept of lineage fusion to simplify the LIG and improve register sharing. Finally we describe the sequencing algorithm for instruction sequence generation based on the coloring of the LIG in Section III-D.
A. Lineage Formation
We use the notion of instruction lineages to identify sequences of operations that can share registers. Figure 2 , the four lineages that cover all the deflast use relations are
is a node with no descendants or is already associated with some other lineage. Because the heir is always the last descendant to be executed in an acyclic sequencing, the live range of the nodes in a lineage will definitely not overlap with each other and hence all the nodes in the lineage can share the same register. In order to ensure that the heir is the last use of the value produced by its parent node, we introduce sequencing edges in the DDG, from each descendant of a node to the chosen heir, as shown in Figure 2(b) . A sequencing edge from node | to imposes the constraint that node | must be listed before node " is listed. This constraint implies that all nodes that can reach | must be listed before any node that can be reached from is listed. If the introduction of sequencing edges were to make the graph cyclic, then it would be impossible to obtain a sequence for the instructions represented in the DDG. Hence some care should be taken in the selection of a heir. During the formation of the instruction lineages, we use a simple height priority to choose the heir of each node. The height of a node is defined as follows: has multiple descendants, then we choose a descendant node with the smallest height to be the heir of | . If multiple descendants have the same lowest height, then the tie is broken arbitrarily. In order to ensure that cycles are not introduced in the lineage formation process, we re-compute the height of each node after introducing sequencing edges between the descendants of a node.
Each flow arc d g e in a DDG corresponds to a true flow dependence, and hence, to a definition-use (def-use) relationship between the nodes and . Hence each dependence edge is associated with a register. Later we will assign registers to lineages of nodes of the DDG. Therefore it is important that the live range of each node of the DDG (except for sink nodes) be associated with exactly one lineage. The lineages are formed by the arcs between nodes and their chosen heirs, i.e., each arc that is part of a lineage is a def-last use arc in the DDG. By using a greedy algorithm to form lineages, our algorithm is conservative in the number of lineages formed, thus reducing the size of the lineage interference graph and the complexity of coloring that graph.
The Lineage Formation algorithm is essentially a greedy depth-first graph traversal algorithm by identifying a heir for each node using the height priority. If a node has multiple descendants, sequencing edges are introduced after the heir is selected, and the heights of all nodes in the DDG are re-computed.
The detailed algorithm is presented in Figure 3 . The application of the lineage ¼ formation algorithm to the DDG of Figure 2 (a) results in four lineages as shown in Figure 2 (c). We refer to the DDG with the additional sequencing edges as the augmented DDG (refer to Figure 2(b) ). Notice that in steps 8 and 10 of the algorithm, we distinguish flow edges from sequencing edges. Next we show that the introduction of sequencing edges does not introduce any cycle. Formally, Lemma III.1: The introduction of sequencing edges during lineage formation does not introduce any cycle in the augmented DDG. Proof: Since only the lowest descendant of a node is chosen as the heir, all sequencing edges inserted will be from nodes with higher heights to nodes with lower heights. Also, if the lowest descendant is already in a different lineage, then the current lineage ends. Furthermore, the heights of all the nodes in the graph are re-computed (in Steps 24 and 25) at the start of each new lineage 5 . Thus in the augmented DDG, there can be no path from a node with a lower height to one with a higher height. Therefore no cycle is formed. Ë
B. Lineage Interference Graph and Heuristic Register Bound
In this section we discuss how to determine whether the live ranges of two lineages always overlap and how to compute the Ì Although one may think that the re-computation of the heights of all nodes is needed every time after choosing a heir in a lineage, the heights of descendants of the chosen heir will not be affected by the sequencing edges. Hence the recomputation of heights is performed, if necessary, only when a new lineage is started.
heuristic register bound.
B.1 Overlapping of Live Ranges
In order to determine whether two lineages can share a register, we need to verify if the live ranges of these lineages overlap. To define the live range of a lineage we use the fact that each instruction has a unique position in the sequence of instructions.
, is in position @ | , and the last instruction of is in position ° in an instruction sequence, then the live range of the lineage starts at @ | Î d and ends at . Our goal is to find an instruction sequence that requires the minimum number of registers over all legal instruction sequences. Therefore we must identify lineages that can share the same register, i.e., lineages with non-overlapping live ranges. Moreover we must identify such lineages before a complete instruction sequence is produced. While we are identifying these lineages, the instructions within each lineage are totally ordered, but instructions from multiple lineages will be interleaved in a yet to be determined way to form the final instruction sequence. Thus we say that the position of instructions in the sequence and, as a consequence, the live ranges of different lineages are floating. The live range of a lineage is always contiguous, irrespective of interleavings of instructions from multiple lineages.
Thus once the first instruction in a lineage is listed, its live range is active until the last instruction of the lineage is listed in the sequence.
In order to determine whether the live ranges of two lineages must necessarily overlap, we define a condition based on the existence of paths between the lineages. First, we define two set of nodes:
¢ is the set of nodes that start lineages, and Ï is the set of nodes that end lineages. Next we define the reach relation 
For the presentation of our algorithm, the reach relation can be represented by a binary matrix where each row is associated with a node in ¢ and each column is associated with a node in Ï . The reach relation for this example is shown in Figure 4 (a). The LIG for this example is shown in Figure 2 (c).
The lineage interference graph can be colored using a heuristic graph coloring algorithm [10] , [11] . We refer to the number of colors required to color the interference graph as the Heuristic Register Bound (HRB). It should be noted that due to the heuristics involved in coloring the interference graph and due to the sequencing order of descendant nodes in the DDG, the HRB computed is a near-optimal solution. For the motivating example shown in Figure 1(a) , the lineage interference graph is depicted in Figure 2 (c). This interference graph can be colored using 3 colors, i.e., the HRB for our motivating example is 3.
C. Lineage Fusion
Before we proceed to describe our instruction sequence generation method, in this section, we present an optimization that fuses two lineages into a single one. Lineage fusion increases the success of the instruction sequence generation algorithm on finding an instruction sequence that requires no more than HRB registers. , it is possible to generate a legal sequence where these two live ranges do not overlap. In this case, it is possible to use the same register for both lineages. However if we start listing the nodes of in the instruction sequence before we finish listing all the nodes of B ® , the two lineages will interfere and we will not be able to use the same register for both lineages. An instruction sequencing method that uses a fixed number of (say, HRB) registers will deadlock in such a situation because it will not be able to release the register assigned for the nodes of Ë Lineage fusion helps to reduce the number of partially overlapping live range pairs, and thereby reduces the register requirement. It accomplishes this by fusing the two lineages corresponding to the partially overlapping live ranges into one, and forcing an instruction sequence order on them. Lineage fusion is applied after lineage formation and before the coloring of the lineage graph. Therefore the interference graph to be colored after lineage fusion has fewer vertices. It would be also legal to fuse the two lineages ® and when
C.1 Conditions for Lineage Fusion
. However such fusions would impose an unnecessary constraint in the sequencing order of ® and B restricting the freedom of the sequencing algorithm. The sharing of registers by completely independent lineages is indicated by the coloring of the LIG.
C.2 Implementing Lineage Fusion
While it may seem at first that it would be necessary to recompute the transitive closure of the augmented DDG after each lineage fusion, we can obtain all possible lineage fusions from the reach relation already computed for the construction of the lineage interference graph.
To In the following subsection, we present an heuristic method to derive an instruction sequence for the augmented DDG.
D. Instruction Sequence Generation
The coloring of the lineage interference graph associates a register with each lineage and hence with the nodes in the lineage. For example, a register assignment q with 3 colors for the nodes in our motivating example is:
, and Ð are general purpose registers. Our solution assumes that registers that are live-in and live-out in the DDG will be assigned by a global register allocation procedure. However, as discussed in Section II, our method can account for live-in and live-out registers through the addition of dummy source and sink nodes.
Our sequencing method is a modified list scheduling algorithm. It uses the register allocation information obtained by coloring the lineage interference graph. The sequencing method lists nodes from a ready list based on the height priority and on the availability of registers assigned to them.
The instruction sequence generation algorithm is shown in Figure 5 . The sequencing algorithm takes as inputs £ s r
, the DDG augmented with sequencing edges;
, a list of lineages obtained from the lineage formation algorithm with lineage fusion applied; and q , the register assignment for the nodes from § is listed. Unfortunately, the above sequencing algorithm may result in a deadlock due to two reasons [19] . First, the order of listing two nodes belonging to two different lineages that are assigned the same color may result in a deadlock. We refer to the deadlocks caused by the wrong ordering of nodes as avoidable deadlocks, as they can often be avoided through the lineage fusion process. We illustrate this with the help of an example in the following discussion. The second kind of deadlocks referred to as unavoidable deadlocks are caused due to the under-estimation of HRB. This could happen because the condition used to test if two live ranges definitely overlap (stated in Theorem III.1) is sufficient but not necessary. As illustrated below, lineage fusion helps to reduce the occurrences of both avoidable and unavoidable deadlocks.
Applying Figure 1(c) .
Unfortunately even with the application of lineage fusion, unavoidable deadlocks occur when the heuristic register bound (HRB) computed from coloring the lineage interference graph is lower than the actual number needed. In this case there does not exist a legal instruction sequence that uses HRB or fewer registers. To overcome the deadlock problem (both avoidable and unavoidable deadlocks), our sequencing algorithm follows a simple heuristic that increases the HRB by 1. The algorithm then picks one of the nodes (the one with the maximum height) in the Ready List and changes its register assignment (as well as that of the remaining nodes in that lineage) to a new register. This strategy overcomes a deadlock by gradually increasing the HRB and trying to obtain a sequence that uses as few extra registers as possible. We measure the performance of our heuristic approach in Section V. 
IV. EXACT APPROACH TO THE MRIS PROBLEM
The interference relations between the live ranges within a basic block form an acyclic interval graph. Therefore it is optimally colorable with the same number of colors as the maximum width of the interval graph [21] . 
Thus the ILP problem is to minimize } subject to inequalities 1 to 13.
V. EXPERIMENTAL RESULTS
In this section, we present results from two sets of experiments designed to evaluate the performance of our lineage based algorithm. In the first set of experiments (see Section V-A) we compare the register requirement of the instruction sequence generated by our lineage-based sequencing algorithm with the minimum register requirement computed by the ILP formulation presented in Section IV. Because of the time complexity of the ILP algorithm, the ILP method can find a solution in a reasonable time only for DDGs with a limited number of nodes (in spite of the use of an efficient commercial ILP solver, viz., CPLEX). Therefore instead of SPEC benchmarks, we use a set of loops extracted from a collection of benchmark programs for this comparison. We were able to compare the results for 675 DDGs and determined that in 99.2% of them our sequencing method found a sequence that uses the minimum number of registers.
For our second set of experiments, we implemented our method in the SGI MIPSpro compiler suite, a set of highlyoptimizing compilers for Fortran, C, and C++ on MIPS processors. We report both static and dynamic performance measures for four different versions of the compiler on SPEC-95 Floating Point suite 7 . The static performance measures include the number of basic blocks that required register spilling, the average spills per basic block as well as the total number of spill instructions inserted in the code. We report execution time of the compiled program on a MIPS R10000, and the number of dynamic loads and stores that graduate as dynamic performance measures. The static and dynamic performance measures are reported in Section V-B
A. Comparing the Heuristic with the Exact Results
In order to compare the heuristic register bound (HRB) found by our method with the exact register requirement obtained with the ILP approach, we use a set of loops from the MOST framework [2] . The MOST framework consists of a collection of 1200 loops extracted from SPEC92 (integer and floating point), linpack, livermore, and the NAS kernels benchmarks. These DDGs were extracted using an optimizing research compiler. However many of these DDGs had a large number of nodes and edges; when the exact solution was tried for these DDGs, the ILP solver couldn't get a solution even after a reasonably long execution time. In the interest of time, we eliminated such DDGs and used a set of 675 DDGs in our experiments. The DDGs considered in our experiments vary widely in size with a median of 10 nodes, a geometric mean of 12 nodes, and an arithmetic mean of 19 nodes per DDG.
Out of the 675 DDGs, in 650 (96.3% of the total) the estimated HRB is exact and our sequencing algorithm obtains an instruction sequence that uses the minimum number of registers. In Table I , we present the exact minimum register requirement found by the ILP formulation, the estimated register requirement found by the HRB approach, and the number of registers used by our lineage-based sequencing algorithm. We separate the loops in which these estimates are identical to the minimum register requirement (the 650 loops in the first row of the table) from those in which they are not (the last three rows in the table). In 19 loops (2.8% of total) although the HRB is an underestimation of the number of registers required, the sequencing algorithm based on lineage coloring used the minimum number of registers required. In three DDGs (0.4% of total) although the HRB is a correct estimation of the minimum number of registers, the sequencing algorithm used one extra register. And in the other three loops, both the HRB estimate and the number of registers required by our heuristic sequencing algorithm are one more than the optimal value. Thus, out of the 675 DDG tested, only in 6 of them (0.8%) the heuristic sequencing used one more register than the minimum required. These results give us confidence in the quality of the instruction sequences produced by our heuristic approach.
Our experiments with the SPEC Int suite resulted in no measurable differences in execution time between the HRB and the Optimized versions of the compiler. This is possibly due to the facts that the basic blocks in the Spec Int benchmarks are smaller in size and our implementation of the MRIS approach performs instruction sequencing only within the basic block.
Estimate's Relation Register Requirement
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B. Comparison with a Production Compiler
In the second set of experiments we implemented our heuristic instruction sequencing method in the SGI MIPSpro compiler. This compiler performs extensive optimizations including copy propagation, dead-code elimination, if-conversion, loop unrolling, cross-iteration optimization, recurrence breaking, instruction scheduling, and register allocation. The compiler also implements an integrated global-local scheduling algorithm [26] that is performed before and after register allocation. The global register allocation, based on graph coloring [8] , [12] , is followed by local register allocation. After register allocation, the data dependence graph is rebuilt and a post-pass scheduling is invoked. During local register allocation, the MIPSpro compiler inserts spill code according to a cost function that estimates the number of spill load/store instructions that each spill candidate will incur. This estimation takes into consideration only the uses within the same basic block.
In our implementation, the algorithm described in Section III is used to optimize the instruction sequence at the basic block level. This local optimization is applied only to basic blocks that require spill code under the initial local register allocation. After the instruction sequence is optimized, the local register allocation is invoked again on the new instruction sequence. The goal of the instruction sequencing algorithm is to reduce the amount of spill code executed by reducing the register pressure of the generated code. We refer to this version of the compiler as HRBbased sequencing, or simply as the HRB approach 8 . The performance of the HRB version is evaluated against a baseline version of the MIPSpro compiler. We also measure the HRB approach against an optimized version of the MIPSpro compiler which includes a combined instruction scheduling and register allocation algorithm. Thus, in the experimental results presented in this section we compare four versions of the compiler: Baseline: The Baseline compiler includes several traditional It should be noted that although the original objective of the MRIS problem is to arrive at an instruction sequence that uses the minimum number of registers for a basic block, in our implementation, the HRB-based sequencing is applied only to those basic blocks whose register requirement is greater than the available number of registers. Thus, the HRB sequencing approach is only used to reduce the register pressure for basic blocks which do incur register spills.
optimizations, such as copy propagation, dead-code elimination, etc., listed earlier in this subsection. In fact all four compiler versions apply these optimizations. In addition, the Baseline compiler traverses the instructions of a basic block in reverse order to perform local register allocation, but does not try to optimize the instruction sequencing when the local register allocator requires spill code. Optimized: In this version of the compiler, in addition to the traditional optimizations, there is a combined instruction scheduling and register allocation algorithm that is implemented in the MIPSpro compiler. The instruction sequencing algorithm used for this optimization is a depth-first traversal algorithm that takes resource constraints into consideration. HRB: The HRB compiler version also includes traditional optimizations, but when the local register allocator detects the need to introduce spill code in a basic block, our instruction sequencing algorithm based on the formation of lineages (including lineage fusion) and on the heuristic register bound described in this paper is applied. Register allocation is performed in the new instruction sequence.
HRB (No Fusion):
Identical to HRB, except that the lineage fusion algorithm is not implemented.
The Baseline compiler is an optimized implementation including the integrated global and local scheduling, global and local register allocation and optimized spilling. However, when register pressure is high (which is the case for some of the SPEC FP benchmarks), a more sophisticated instruction scheduling geared toward reducing register pressure is needed. The Optimized version of the compiler uses this additional instruction scheduling, while the Baseline does not.
We present our performance results for a machine with 32 integer and 32 floating point architected registers. Because the HRB algorithm is more effective in application with high register pressure, we will also present the performance results for a machine with 32 integer and 16 floating point architected registers. This is the same target processor, but in the machine description file in the compiler we restrict the available FP registers to 16, so that the compiler cannot use half of the FP register file. This in effect increases the register pressure and, hence, spills. These results are indicative of the performance of our method on applications with higher register pressure. Table II report the number of basic blocks in which spill code was introduced by the different versions of the compilers. 9 We report the total number of spill instructions introduced by the different versions of the compiler in each application in columns 3, 5, 8, and 11. Lastly, columns 6, 9, and 12 represent, respectively, the percentage reduction in the number of (static) spill instructions introduced by the Optimized, HRB (No Fusion), and HRB versions of the compiler compared to the Baseline version. We define the percentage reduction in the spill instructions compared to the Baseline version of the compiler as: In Table II , the total number of basic blocks that require spilling for a specific version of the compiler can be obtained by adding the entries in the column "Blocks with Spill". For a machine with 16 FP registers, the total number of blocks that require any spilling is reduced from 210 in the Baseline compiler to 94 in the HRB compiler, i.e.,55% of the blocks that required spill operations before, no longer do. Compared to this, the Optimized MIPSpro version inserts spill code in 152 blocks (a reduction of only 28%). For a target machine with 32 FP registers, the Baseline compiler inserts spills in 88 blocks compared to 32 by the HRB version (a reduction of 63.6%) and 51 blocks by the Optimized version (a reduction of 42.1%).
B.1 Static Measurements
A comparison of the average number of spills in each benchmark, reveals that the HRB version reduces the number of spills by 63.1% and 55.89%, respectively, in the 32 FP and 16 FP register machines, compared to the Baseline compiler. More specifically, for a machine with 16 FP registers, in terms of the total number of spills, the reduction due to HRB ranges from 34% to 94%. For a machine with 32 FP registers, the percentage reduction varies from 52.5% to 100%. In comparison, the Optimized version reduces the average of number of spills by only 45.8% and 35.5% respectively for the two machines. The most
Besides the SPEC-95 FP benchmarks reported in the paper, we also conducted our experiments for swim, mgrid, and hydro2d; but for these benchmarks there are no basic blocks with spills even under the Baseline version of the compiler. Hence we do not include them in our results.
the Optimized compiler, the HRB version produces code that significantly reduces the number of spills.
The fusion of lineages reduces the number of spill operations inserted in the code in relation to a version of the HRB algorithm that does not perform lineage fusion. Compared to the HRB version which reduced the average spills by 63.1% and 55.9%, respectively, for machines with 32 and 16 FP registers, the HRB version without lineage fusion resulted in a reduction of only 52.6% and 42.9%.
Lastly, notice that the reduced percentage improvement in average spills for the 32 FP register machine is less than that for a machine with 16 FP registers. This result may seem to be counter-intuitive, given that the HRB algorithm should perform well for programs with higher register pressure. Note, however, that in a machine with 16 FP registers, 462 spills were eliminated on an average, while for a machine with 32 FP registers, this number was 249. Thus, the benefits due to the HRB approach is larger in benchmarks with higher register pressure. The lower percentage reduction observed is only due to the large denominator value (average spills in the Baseline version).
B.2 Dynamic Measurements
To report dynamic performance, we conducted our experiments on a Silicon Graphics machine with a 194 MHz MIPS R10000 processor, 32 KB instruction cache, 32 KB data cache, 1 MB of secondary unified instruction/data cache, and 1 GB of main memory. We measured the wall clock time for the execution of each benchmark under the IRIX 6.5 operating system with the machine running in a single user mode. As the emphasis of our work is on sequencing the instructions to reduce the register requirements and spill code, we used the R10000 hardware counters and the perfex tool to measure the number of loads and stores graduated in each benchmark under the different versions of the compiler. Since the Baseline and HRB versions of the compiler are identical except for the instruction reordering at the basic block level, the reduction in the number of loads/stores executed in each benchmark program corresponds to the number of spill loads/stores reduced by the HRB approach.
First we report the dynamic measurements for spill instructions. The number of loads and stores graduated from the pipeline for each benchmark under the different versions of the compiler are shown in Tables III and IV. Each table shows The average number of loads reported in the last row of each section of the tables is simply the arithmetic mean of the number of graduated loads in each of the benchmarks. However, the percentage reductions in these rows is the percentage reduction of the average number of loads. In other words, the average reported under the "% reduction" column is not the average of the percentage reductions. The same averaging method is used for reporting the graduated stores (see Table IV ) and the execution time (see Table V ).
The HRB version reduces the average number of loads and stores executed, respectively, by 10.4% and 3.7% for a machine with 32 FP registers. These numbers for a machine with 16 registers are 16.9% and 3.5%, respectively. Even when compared with the Optimized MIPSpro compiler, the reduction in the average number of loads and stores is significant (almost 400 and Next we report whether the reduction in the number of loads and stores executed corresponds to a reduction in the execution time of the benchmarks. Table V presents the execution time for each benchmark under the different versions of the compiler. This is the wall-clock time, measured in seconds, required to execute each benchmark. We also present the percentage reduction in the execution time. First, we notice that, by and large, there is a correlation between the improvement in execution time in Table V and the reduction in the number of loads and stores graduated. For example, the drastic improvements in the number of loads and stores seen in fpppp, do translate into a significant improvement in execution time: 14.2% and 11.4%, respectively, for machines with 32 and 16 FP registers. Once again, although the reduction in execution time compared to the Baseline version is similar for different target machine configurations for which they were compiled, the lower percentage reduction in the 16 FP register case is due to the larger execution time of the Baseline version.
From Table V , it can be seen that the code produced by the HRB version of the compiler does, in fact, reduce the execution time, although the percentage reduction is somewhat low. We remark that one should not be discouraged by the somewhat low improvement in execution time due to the HRB approach. The HRB approach performs instruction sequencing solely with the objective of reducing the register requirement. Our implementation of the HRB algorithm does not take into account the resource constraints of the architecture, often sacrificing some instruction-level parallelism. The average execution time under the HRB version is comparable or better than that under the Optimized version in each of the benchmarks. Our arguments to support this approach is that modern superscalar processors with their out-of-order issue hardware should be able to uncover the instruction-level parallelism that is obscured by false register dependences. Compared to this, the MIPSpro Optimized version uses an integrated register allocation and instruction scheduler. Our experiments, in fact, demonstrate that the HRB sequencing approach minimizes the register requirement. At the same time, the execution of these programs resulted in a performance that is on par or better than that for the Baseline or the Optimized versions in terms of execution time. We have also witnessed a significant reduction (a few billions) in the number of loads and stores. This reduction is primarily due to the savings in spill code. As indicated by Cooper and Harvey [13] , reducing the spill load/store operations results in less cache pollution and hence higher cache performance. Further reducing memory operations can significantly reduce the power dissipated. These are other advantages of the HRB approach in addition to achieving a reasonable performance improvement in execution time.
VI. RELATED WORK
Instruction scheduling [16] , [28] and register allocation [1] , [8] , [10] , [11] , [15] , [28] , [30] , [32] , [39] are important phases in a high performance compiler. The ordering of these phases and its implications on the performance of the code generated have been studied extensively for in-order issue superscalar processors and Very Long Instruction Word (VLIW) proces- sors. In such processors it is often necessary to expose enough instruction-level parallelism even at the expense of increasing the register pressure and, to some extent, the amount of spill code generated. Integrated techniques that try to minimize register spills while focusing on exposing parallelism were found to perform well [5] , [6] , [27] , [29] , [31] . All these approaches work on a given instruction sequence and attempt to improve register allocation and/or instruction scheduling. In contrast, our MRIS approach generates an instruction sequence from a DDG where the precise order of instructions is not yet fixed.
Modern out-of-order issue superscalar processors, which have the capabilities to perform instruction scheduling and register renaming at runtime, shift the focus of the instruction-level compilation techniques. Studies on out-of-order issue processors indicate that reducing the register pressure, and hence the number of memory spill instructions executed is more crucial to the performance than exposing higher instruction level parallelism at compile time [36] , [40] .
The Minimum Register Instruction Sequence (MRIS) problem studied in this paper is different from the traditional register allocation problem [1] , [8] , [10] , [11] , [15] , [28] , [30] . Recently, there have also been a few proposals on register allocation based on integer linear programming [3] , [18] , [25] . The input to the MRIS problem is a partially ordered sequence, specified by a DDG, instead of a totally ordered sequence of instructions. Although the absence of a total order of instructions makes the MRIS problem harder, it also enables the generation of an instruction sequence that requires less registers. The MRIS problem is also quite different from the traditional instruction scheduling problem [1] , [16] , [17] , [28] , [41] . In the traditional instruction scheduling problem, the main objective is to minimize the total time (length) of the schedule, taking into account the execution latencies of each operation (instruction) in the DDG and the availability of function unit resources. This is in contrast to the MRIS problem, where only the true dependence constraints are observed. The MRIS problem is also closely related to the optimal code generation (OCG) problem [1] , [34] , [33] . An important difference between traditional code generation methods and our MRIS problem is that the former emphasizes reducing the code length (or schedule length) for a fixed number of registers, while the latter minimizes the number of registers used.
The unified resource allocator (URSA) method deals with function unit and register allocation simultaneously [4] . The method uses a three-phase measure-reduce-assign approach, where resource requirements are measured and regions of excess requirements are identified in the first phase. The second phase reduces the requirements to what is available in the architecture, and the final phase carries out resource assignment. More recently, Berson, Gupta, and Soffa have proposed the use of register reuse dags for reducing the register pressure [5] . A register reuse dag is similar to a lineage discussed in this paper. They have evaluated register spilling and register splitting methods for reducing the register requirements in the URSA method for individual loops, rather than the whole application. Our work, in contrast, reports static and dynamic performance measures on SPEC-95 floating point benchmark suite.
In the experiments presented in Section V, our lineage formation method was applied only to basic blocks for which the local register allocation resulted in spills. Thus the aggressive sequentialization in our algorithm does not prevent parallelism when an allocation is found that does not incur in spills. In an independent work, Touati proposes an approach to perform register allocation and code scheduling in a single pass by generating a schedule that maximizes the number of values live at the same time [38] . His reasoning is that when more values are simultaneously live the scheduler will find more opportunities to explore parallelism. Thus instead of creating long chains (lineages in our case), he attempts to create maximal anti-chains. When maximal anti-chains result in a register requirement that is greater than the number of available registers, Touati uses an approximate algorithm to find a quasi-optimal set of serialization arcs to reduce the number of registers used. In the few examples that we examined, his register saturation reduction algorithm and our lineage fusion algorithm created the same set of sequentialization edges. It is interesting to note that these two algorithms use quite contrasting approaches (maximizing vs. minimizing the register requirements) to achieve the same objective of minimizing the register spills.
Lastly, the lineage formation and the heuristic list scheduling methods proposed in this paper are major improvements over, respectively, the chain formation and the modified list scheduling method discussed in [19] . The chain formation method allocates, at least conceptually, one register for each arc in the DDG, and the set of chains must cover all arcs. That is, it must include each def-use, not just def-last use, in a chain. Hence, the instruction lineage approach more accurately models the register requirement. Secondly, the lineage formation overcomes an important weakness of instruction chains, namely allocating more than one register for a node. Further, a number of heuristics, including lineage fusion, have been incorporated into the sequencing method to make it more efficient and obtain near-optimal solutions.
VII. CONCLUSIONS
In this paper we address the problem of generating an instruction sequence for a computation that is optimal in terms of the number of registers used by the computation. This problem is motivated by requirements of modern out-of-order issue processors. In out-of-order issue processors, excessive register spills can potentially degrade the performance, and hence must be avoided even at the expense of reducing the parallelism exposed at compile time. Another motivation for the MRIS problem stems from the fact that register spills lead to memory accesses which are expensive in terms of power dissipation.
We proposed two solutions to the MRIS problem. First, an heuristic solution that uses lineage formation, lineage interference graph, and a modified and efficient list scheduling method to obtain efficient near-optimal solution to the MRIS problem. The second approach is based on an elegant integer linear programming formulation. Compared to the exact ILP-based approach for MRIS, the heuristic approach results in optimal solution for 99.2% of the DDGs used in our experiments, although these DDGs are small in size and have low register requirements.
We evaluated the performance of our heuristic method by implementing it in the MIPSpro production compiler, and running SPEC95 floating point benchmarks. Our experimental results demonstrate that our instruction sequencing method, which attempts to minimize the register requirements, reduces the average number of basic blocks that require spilling by 62.5% and the average spill operations in the (static) code by 63.1%. As a consequence, the HRB approach also reduces the average number of loads and stores executed by 10.4% and 3.7% respectively for a machine with 32 integer and 32 floating point registers. This reduction in loads and stores also results in an improvement in the average execution time by 3.2%.
The MRIS approach to register allocation and instruction sequencing might allow a smaller cache, and reduce the traffic of data between the processor and the memory structure, thus contributing to the reduction of power consumption. It might also reduce the need for spilling from the register stack in an IA-64 machine. An experimental study to test these hypothesis is a possible future direction.
